perfware/part1: Handle 8088 cycle counter exercise in listing 56
This commit is contained in:
parent
fb286c7f11
commit
56cc90c57b
@ -278,9 +278,9 @@ copy /Y %script_dir%\%listing_0056% %build_dir% 1>NUL
|
|||||||
copy /Y %script_dir%\%listing_0056%.txt %build_dir% 1>NUL
|
copy /Y %script_dir%\%listing_0056%.txt %build_dir% 1>NUL
|
||||||
|
|
||||||
pushd %build_dir%
|
pushd %build_dir%
|
||||||
%build_dir%\sim8086.exe --exec --log-instruction-ptr --log-cycle-counts 8086 --dump %build_dir_listing_0056% > %build_dir_listing_0056%_disassembled.txt
|
%build_dir%\sim8086.exe --exec --log-instruction-ptr --log-cycle-counts 8086 %build_dir_listing_0056% > %build_dir_listing_0056%_disassembled.txt
|
||||||
%build_dir%\sim8086.exe %build_dir_listing_0056% > %build_dir_listing_0056%_disassembled.asm
|
%build_dir%\sim8086.exe %build_dir_listing_0056% > %build_dir_listing_0056%_disassembled.asm
|
||||||
%build_dir%\sim8086.exe --exec --log-instruction-ptr --log-cycle-counts 8088 --dump %build_dir_listing_0056% >> %build_dir_listing_0056%_disassembled.txt
|
%build_dir%\sim8086.exe --exec --log-instruction-ptr --log-cycle-counts 8088 %build_dir_listing_0056% >> %build_dir_listing_0056%_disassembled.txt
|
||||||
popd
|
popd
|
||||||
|
|
||||||
nasm %build_dir_listing_0056%_disassembled.asm
|
nasm %build_dir_listing_0056%_disassembled.asm
|
||||||
|
@ -34,7 +34,6 @@ Final registers:
|
|||||||
di: 0x0fa0 (4000)
|
di: 0x0fa0 (4000)
|
||||||
ip: 0x0037 (55)
|
ip: 0x0037 (55)
|
||||||
|
|
||||||
|
|
||||||
**************
|
**************
|
||||||
**** 8088 ****
|
**** 8088 ****
|
||||||
**************
|
**************
|
||||||
@ -70,3 +69,4 @@ Final registers:
|
|||||||
si: 0x0bb8 (3000)
|
si: 0x0bb8 (3000)
|
||||||
di: 0x0fa0 (4000)
|
di: 0x0fa0 (4000)
|
||||||
ip: 0x0037 (55)
|
ip: 0x0037 (55)
|
||||||
|
|
||||||
|
@ -869,12 +869,21 @@ S86_Opcode S86_DecodeOpcode(S86_BufferIterator *buffer_it,
|
|||||||
} else if (S86_MnemonicOpIsRegister(result.dest) && result.src == S86_MnemonicOp_DirectAddress && result.effective_addr_loads_mem && result.effective_addr == S86_EffectiveAddress_Src) {
|
} else if (S86_MnemonicOpIsRegister(result.dest) && result.src == S86_MnemonicOp_DirectAddress && result.effective_addr_loads_mem && result.effective_addr == S86_EffectiveAddress_Src) {
|
||||||
result.base_clocks = 8;
|
result.base_clocks = 8;
|
||||||
result.effective_address_clocks = 6;
|
result.effective_address_clocks = 6;
|
||||||
|
if (cycle_count_8088 && result.wide) {
|
||||||
|
result.transfer_penalty_clocks = 4;
|
||||||
|
}
|
||||||
} else if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr_loads_mem && result.effective_addr == S86_EffectiveAddress_Src) {
|
} else if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr_loads_mem && result.effective_addr == S86_EffectiveAddress_Src) {
|
||||||
result.base_clocks = 8;
|
result.base_clocks = 8;
|
||||||
result.effective_address_clocks = result.displacement ? 9 : 5;
|
result.effective_address_clocks = result.displacement ? 9 : 5;
|
||||||
|
if (cycle_count_8088 && result.wide) {
|
||||||
|
result.transfer_penalty_clocks = 4;
|
||||||
|
}
|
||||||
} else if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr_loads_mem && result.effective_addr == S86_EffectiveAddress_Dest) {
|
} else if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr_loads_mem && result.effective_addr == S86_EffectiveAddress_Dest) {
|
||||||
result.base_clocks = 9;
|
result.base_clocks = 9;
|
||||||
result.effective_address_clocks = result.displacement ? 9 : 5;
|
result.effective_address_clocks = result.displacement ? 9 : 5;
|
||||||
|
if (cycle_count_8088 && result.wide) {
|
||||||
|
result.transfer_penalty_clocks = 4;
|
||||||
|
}
|
||||||
}
|
}
|
||||||
} else if (op_decode_type >= S86_OpDecodeType_ADDRegOrMemToOrFromReg && op_decode_type <= S86_OpDecodeType_ADDImmediateToAccum) {
|
} else if (op_decode_type >= S86_OpDecodeType_ADDRegOrMemToOrFromReg && op_decode_type <= S86_OpDecodeType_ADDImmediateToAccum) {
|
||||||
if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr == S86_EffectiveAddress_None) {
|
if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr == S86_EffectiveAddress_None) {
|
||||||
@ -882,13 +891,14 @@ S86_Opcode S86_DecodeOpcode(S86_BufferIterator *buffer_it,
|
|||||||
} else if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr == S86_EffectiveAddress_Dest) {
|
} else if (S86_MnemonicOpIsRegister(result.dest) && S86_MnemonicOpIsRegister(result.src) && result.effective_addr == S86_EffectiveAddress_Dest) {
|
||||||
result.base_clocks = 16;
|
result.base_clocks = 16;
|
||||||
result.effective_address_clocks = result.displacement ? 9 : 5;
|
result.effective_address_clocks = result.displacement ? 9 : 5;
|
||||||
|
if (cycle_count_8088 && result.wide) {
|
||||||
|
result.transfer_penalty_clocks = 4 * 2;
|
||||||
|
}
|
||||||
} else if (S86_MnemonicOpIsRegister(result.dest) && result.src == S86_MnemonicOp_Immediate) {
|
} else if (S86_MnemonicOpIsRegister(result.dest) && result.src == S86_MnemonicOp_Immediate) {
|
||||||
result.base_clocks = 4;
|
result.base_clocks = 4;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
(void)cycle_count_8088;
|
|
||||||
|
|
||||||
size_t buffer_end_index = buffer_it->index;
|
size_t buffer_end_index = buffer_it->index;
|
||||||
result.byte_size = S86_CAST(uint8_t)(buffer_end_index - buffer_start_index);
|
result.byte_size = S86_CAST(uint8_t)(buffer_end_index - buffer_start_index);
|
||||||
S86_ASSERT(result.immediate < S86_CAST(uint16_t)-1);
|
S86_ASSERT(result.immediate < S86_CAST(uint16_t)-1);
|
||||||
@ -1729,16 +1739,21 @@ int main(int argc, char **argv)
|
|||||||
register_file.instruction_ptr += S86_CAST(int16_t)opcode.displacement;
|
register_file.instruction_ptr += S86_CAST(int16_t)opcode.displacement;
|
||||||
} break;
|
} break;
|
||||||
}
|
}
|
||||||
clocks_counter += opcode.base_clocks + opcode.effective_address_clocks;
|
clocks_counter += opcode.base_clocks + opcode.effective_address_clocks + opcode.transfer_penalty_clocks;
|
||||||
|
|
||||||
// NOTE: Printing ==========================================================================
|
// NOTE: Printing ==========================================================================
|
||||||
S86_PrintFmt(" ; ");
|
S86_PrintFmt(" ; ");
|
||||||
|
|
||||||
// NOTE: Clocks
|
// NOTE: Clocks
|
||||||
if (log_cycle_counts) {
|
if (log_cycle_counts) {
|
||||||
S86_PrintFmt("Clocks: +%u = %u", opcode.base_clocks + opcode.effective_address_clocks, clocks_counter);
|
S86_PrintFmt("Clocks: +%u = %u", opcode.base_clocks + opcode.effective_address_clocks + opcode.transfer_penalty_clocks, clocks_counter);
|
||||||
if (opcode.effective_address_clocks) {
|
if (opcode.effective_address_clocks || opcode.transfer_penalty_clocks) {
|
||||||
S86_PrintFmt(" (%u + %uea)", opcode.base_clocks, opcode.effective_address_clocks);
|
S86_PrintFmt(" (%u", opcode.base_clocks);
|
||||||
|
if (opcode.effective_address_clocks)
|
||||||
|
S86_PrintFmt(" + %uea", opcode.effective_address_clocks);
|
||||||
|
if (opcode.transfer_penalty_clocks)
|
||||||
|
S86_PrintFmt(" + %up", opcode.transfer_penalty_clocks);
|
||||||
|
S86_PrintFmt(")");
|
||||||
}
|
}
|
||||||
S86_PrintFmt(" | ");
|
S86_PrintFmt(" | ");
|
||||||
}
|
}
|
||||||
|
BIN
project.rdbg
BIN
project.rdbg
Binary file not shown.
Loading…
Reference in New Issue
Block a user